UltraFast Design Methodology

Course Description

This course describes the FPGA design best practices and skills to be successful using the Vivado® Design Suite. This includes the necessary skills to improve design speed and reliability, including: system reset design, synchronization circuits, optimum HDL coding techniques, and timing closure techniques using the Vivado software. This course encapsulates this information with an UltraFast™ design methodology case study. The UltraFast design methodology checklist is also introduced.

Level

FPGA 3

Training Duration

1 Day

Who should attend

Engineers who seek training for FPGA design best practices that increase design performance and increase development productivity.

Prerequisites

  • Some knowledge of FPGA design techniques is helpful

  • Experience with the Vivado Design Suite or attendance of one of our existing Vivado Design Suite training courses is required

  • Intermediate knowledge of Verilog or VHDL

Software Tools

  • Vivado Design or System Edition 2016.1

Hardware

Architecture: UltraScale™ and 7 series FPGAs**
Demo board: None*

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

  • Describe the UltraFast Design Methodology Checklist

  • Identify key areas to optimize your design to meet your design goals and performance objectives

  • Define a properly constrained design

  • Optimize HDL code to maximize the FPGA resources that are inferred and meet your performance goals

  • Build resets into your system for optimum reliability and design speed

  • Build a more reliable design that is less vulnerable to metastability problems and requires less design debugging later in the development cycle

  • Identify timing closure techniques using the Vivado Design Suite

  • Describe how the UltraFast design methodology techniques work effectively through case studies and lab experience.

Course Outline

Day 1

1.1 UltraFast Design Methodology Case Study
1.2 Demo 1: UltraFast Design Methodology Checklist
1.3 UltraFast Design Methodology
1.4 HDL Coding Techniques
1.5 Resets
1.6 Lab 1: Resets
Investigate the proper design and use of resets. Examine the impact of seeing a design built originally with asynchronous resets, having resets removed, and finally with synchronous resets only used where necessary.
1.7 Inference
1.8 Lab 2: Inference
Evaluate the implementation results of a design that uses asynchronous resets and infers more dedicated hardware resources when resets are selectively removed from the design. You will also learn how to infer the DSP hardware resources for other common functions required by most FPGA designs.
1.9 Synchronization Circuits
2.0 Demo 2: Synchronization Circuits
2.1 Baselining
2.2 Demo 3: Baselining
2.3 Timing Closure and Design Conversion Lab Introduction  
2.4 Lab 3: Timing Closure and Design Conversion
Learn how a generic processor design was optimized for the 7 series device architecture with basic design changes that impacted the dedicated hardware usage, design speed, and the device utilization.
2.5 Pipelining
2.6 Lab 4: Pipelining
Explore how pipelining can improve performance (increased clock rate and throughput) and facilitate timing closure.
2.7 Register Duplication
2.8 Physical Optimization
2.9 I/O Flip-Flops

 

DOWNLOAD REGISTRATION FORM

  ONLINE REGISTRATION

 

Course Registration Form


Course Title
Invalid Input

or Key in Your Own Title
Invalid Input

Course Start Date

Invalid Input

Sponsorship (*)
Invalid Input


Contact Person


Salutation(*)
Invalid Input

Name(*)
Invalid Input

Designation/ Department/ Division(*)
Invalid Input

Company(*)
Invalid Input

Billing Address (*)
Invalid Input

Street Address

(*)
Invalid Input

Street Address Line 2

City(*)
Invalid Input

State / Province(*)
Invalid Input

Postal / Zip Code(*)
Invalid Input

Telephone(*)
Invalid Input

Fax
Invalid Input

Email Address (*)
Invalid Input


Participant Details


Participant Salution 1
Invalid Input

Participant Name1
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 2
Invalid Input

Participant Name2
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 3
Invalid Input

Participant Name 3
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Payment Method(*)
Invalid Input

Cheque number
Invalid Input

PO Number
Invalid Input

How did you get to know about this programme?(*)
Invalid Input

Terms and Conditions
Invalid Input

Invalid Input