FPGA Design Expert (ISE)

This 3-day comprehensive hands-on workshop is specially designed for designers new to FPGAs design or programmable logic. Beginning with the architecture of Xilinx FPGA, the workshop will first provide the essential knowledge required to implement a design successfully using the ISE software tools. The first part of the workshop will give you a headstart on not just a fast design turn, but an elegant design as well. The second part of the workshop shall focus on how to create more efficient designs to enhance overall performance. You will learn how to create a faster design, fit your design into a smaller FPGA or a lower speed grade, thereby reducing your system cost and development time. Plus, you will configure your personal evaluation board using Xilinx in-systemconfiguration software, which you may take with you after the workshop. Ultimately, the workshop objective is to groom you into a FPGA Design Expert.

Level
- Fundamental to Intermediate


Duration

3 days

Who Should Attend 
Digital and ASIC designers who are interested in FPGA design training, and have a working knowledge of HDL (VHDL or Verilog) and who are new to Xilinx FPGAs

Prerequisites

  • Working HDL knowledge (VHDL or Verilog)
  • Digital design experience

Why this training pays huge dividends
After completing this training, you will be able to:

  • Take advantage of the primary features of the 7 series FPGAs
  • Use the Xilinx Project Navigator to implement and simulate an FPGA design
  • Read reports and determine whether your design goals were met
  • Use the Clocking Wizard to create MMCM instantiations
  • Use the I/O Planner to make good pin assignments
  • Use the Xilinx Constraints Editor to enter global timing constraints
  • Describe the architectural features of the 7 series FPGAs
  • Create and integrate cores into your design flow by using the CORE Generator™ software system 
  • Describe the clocking feature s of the 7 series FPGAs and how they can be used to improve performance 
  • Increase performance by duplicating registers and pipelining 
  • Increase system reliability by adding an appropriate synchronization circuit 
  • Describe different synthesis options and how they can improve performance 
  • Describe a flow for obtaining timing closure 
  • Pinpoint design bottlenecks by using Timing Analyzer reports 
  • Apply advanced timing constraints to meet your performance goals 
  • Use advanced implementation options to increase design performance

Recommended RELs 

Software Tools

  • Xilinx ISE Design Suite: Logic or System Edition

Hardware

  • Architecture: 7 series FPGAs*
  • Demo board: Spartan®-6 FPGA SP605 or Virtex®-6 FPGA ML605 board or Avnet LX9 microboard*

Course Outline

Day 1

  • Course Agenda 
  • Basic FPGA Architecture 
  • Xilinx Tool Flow 
  • Lab 1: Xilinx Tool Flow 
  • Reading Reports 
  • Lab 2: Clocking Wizard and Pin Assignment 
  • Lab 3: Pre-Assigning I/O Pins Using the PlanAhead Tool 
  • Global Timing Constraints 
  • Lab 4: Global Timing Constraints 
  • Synchronous Design Techniques 
  • Course Summary 

Day 2

  • Review of Essentials of FPGA Design 
  • Designing with FPGA Resources
  • CORE Generator Software System
  • Basic FPGA Clock Resources 
  • Virtex-6 and Spartan-6 FPGA Clock Resources 
  • Lab 5: Designing with FPGA Resources 
  • FPGA Design Techniques
  • Synthesis Techniques
  • Lab 6 : Synthesis Techniques

Day 3

  • Achieving Timing Closure
  • Lab 7 : Review of Global Timing Constraints
  • Path-Specific Timing Constraints, Part 1 
  • Path-Specific Timing Constraints, Part 2
  • Lab 8 : Achieving Timing Closure
  • Advanced Implementation Options
  • Lab 9 : Designing for Performance
  • Lab 10 : FPGA Editor Demo (optional)
  • ChipScope Pro Software (optional)
  • Lab 11 : ChipScope Pro Software (optional)

Lab Descriptions 

  • Lab 1: Xilinx Tool Flow – Create a new project in the ISE Project Navigator and use the ISE Simulator to perform a behavioral simulation.  Implement the design using default software options and  download to the demo board. 
  • Lab 2: Clocking Wizard and Pin Assignment – Use the Clocking Wizard to customize a DCM and incorporate your clocking resources into your design. Use the PlanAhead™ tool to assign pin locations and implement the design using the Project Navigator in the ISE software. 
  • Lab 3: Pre-Assigning I/O Pins Using the PlanAhead Tool – This lab introduces the basics of making good I/O pin assignments with the PlanAhead tool. Perform Weighted Average Simultaneously Switching Output (WASSO) analysis to avoid ground bounce and use the Design Rule Checker to follow the I/O banking rules. 
  • Lab 4: Global Timing Constraints – Enter global timing constraints with the Xilinx Constraints Editor. Review the Post-Map Static Timing Report to verify that the timing constraints are realistic. Use the Post-Place & Route Static Timing Report to determine the delay of the longest constrained path for each timing constraint. 
  • Lab 5: Designing with FPGA Resources – Create block RAM and clocking FPGA cores using the CORE Generator™ tool.  Instantiate these cores and other clock resources and implement the design.
  • Lab 6: Synthesis Techniques – Experiment with different synthesis options (including timing constraints, resource sharing, synthesis optimization effort, and register balancing) and view the results.
  • Lab 7: Review of Global Timing Constraints – Use the Constraints Editor to enter global timing constraints.
  • Lab 8: Achieving Timing Closure – Review timing reports and enter path-specific timing constraints to fully describe your performance requirements.
  • Lab 9: Designing for Performance – Improve performance and maximize results solely with implementation options and SmartXplorer and the multiple run feature.
  • Lab 10: FPGA Editor Demo (optional) – Use the FPGA Editor to view a design and add a probe to an internal net.
  • Lab 11: ChipScope Pro Software (optional) – Add an internal logic analyzer to a design to perform real-time debugging

DOWNLOAD REGISTRATION FORM

        ONLINE REGISTRATION

 

 

 

Course Registration Form


Course Title
Invalid Input

or Key in Your Own Title
Invalid Input

Course Start Date

Invalid Input

Sponsorship (*)
Invalid Input


Contact Person


Salutation(*)
Invalid Input

Name(*)
Invalid Input

Designation/ Department/ Division(*)
Invalid Input

Company(*)
Invalid Input

Billing Address (*)
Invalid Input

Street Address

(*)
Invalid Input

Street Address Line 2

City(*)
Invalid Input

State / Province(*)
Invalid Input

Postal / Zip Code(*)
Invalid Input

Telephone(*)
Invalid Input

Fax
Invalid Input

Email Address (*)
Invalid Input


Participant Details


Participant Salution 1
Invalid Input

Participant Name1
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 2
Invalid Input

Participant Name2
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Participant Salution 3
Invalid Input

Participant Name 3
Invalid Input

Designation/ Department/ Division
Invalid Input

Telephone
Invalid Input

Fax
Invalid Input

Email Address
Invalid Input

Dietary Requirement
Invalid Input


Payment Method(*)
Invalid Input

Cheque number
Invalid Input

PO Number
Invalid Input

How did you get to know about this programme?(*)
Invalid Input

Terms and Conditions
Invalid Input

Invalid Input